

Amendments to the Claims:

Cancel claim 3, without prejudice.

The following listing of claims will replace all prior versions and listings of claims in the application:

Listing of Claims:

1. (currently amended) A method for fabricating a plurality of semiconductor bodies, comprising:
 - (a) forming a mask layer (3) over a substrate (1) ~~or over an initial layer (2)~~, which mask layer has a plurality of windows (4) leading to the substrate (1) ~~or to the initial layer (2)~~ and onto which mask layer a semiconductor material (5), which is to be grown onto the substrate (1) in a subsequent method step, substantially cannot be grown or can be grown to a significantly reduced extent by comparison with the substrate (1) ~~or the initial layer (2)~~,
 - (b) etching back the substrate (1) ~~or the initial layer (2)~~ in the windows (4), in such a manner that pits (41) are formed in the substrate (1) ~~or in the initial layer (2)~~ starting from these windows,
 - (c) growing the semiconductor material (5) onto the substrate (1) ~~or onto the initial layer (2)~~, in such a manner that lateral growth is promoted and (i) the semiconductor material initially grows primarily from the flanks (43) of the pits (41) toward the center (42) of the pits (41) where they form a coalescence region (61), so that defects in the substrate (1) ~~or in the initial layer (2)~~ which impinge on the flanks (43) of the pits (41) bend off toward the center of the pits (41) in the

semiconductor material, and then (ii) the semiconductor material, starting from the windows (4), grows over the mask layer (3) and in each case grows together over the mask layer (3) between adjacent windows (4), where it forms a further coalescence region (62), and

(d) growing a component layer sequence (8) onto the semiconductor material (5).

2. (currently amended) The method as claimed in claim 1, in which the growth of the semiconductor material (5) is effected by means of metalorganic vapor phase epitaxy in an epitaxy reactor (9) and mask material is applied to the substrate (1) ~~or to the initial layer (2)~~ in the epitaxy reactor (9) in such a manner that a discontinuous mask layer (3) is formed, in which the windows (4) leading to the substrate (1) ~~or to the initial layer (2)~~ are already formed during the deposition of the mask layer (3).

3. (canceled)

4. (previously presented) The method as claimed in claim 1, in which a cross section of the pits (41) perpendicular to the plane of the substrate is formed in a V shape and/or a U shape.

5. (original) The method as claimed in claim 1, in which the semiconductor material (5) includes a plurality of layers of different compositions.

6. (previously presented) The method as claimed in claim 1, in which the semiconductor material (5) is grown using an ELOG technique.
7. (previously presented) The method as claimed in claim 1, in which the semiconductor material (5) which has grown has a substantially planar surface (7).
8. (original) The method as claimed in claim 1, in which the mask layer (3) has a lattice-like or mesh-like structure.
9. (original) The method as claimed in claim 1, in which the mask layer (3) contains silicon nitride.
10. (original) The method as claimed in claim 1, in which the semiconductor material (5) and/or the component layer sequence contains a compound of elements from the main groups III and V.
11. (original) The method as claimed in claim 1, in which the semiconductor material (5) and/or the component layer sequence (8) contains a nitride compound semiconductor material.
12. (original) The method as claimed in claim 1, in which the semiconductor material (5) contains a composition selected from the system $\text{In}_x\text{Al}_y\text{Ga}_{1-x-y}\text{N}$, where $0 \leq x \leq 1$, $0 \leq y \leq 1$ and $x + y \leq 1$.

13. (original) The method as claimed in claim 1, in which the substrate (1) contains silicon, silicon carbide and/or sapphire.

14. (currently amended) An electronic semiconductor body, comprising:

- (a) a mask layer (3) arranged on a substrate (1) ~~or on an initial layer (2)~~, said mask layer having a plurality of windows (4) leading to the substrate (1) ~~or to the initial layer (2)~~, and a semiconductor material (5) arranged above the substrate (1), wherein said semiconductor material (5) is constituted such that it substantially cannot be grown on the mask layer or can be grown on the mask layer to a significantly reduced extent in comparison with the substrate (1) ~~or the initial layer (2)~~;
- (b) pits (41) in the substrate (1) ~~or in the initial layer (2)~~ located within said windows, said pits (41) being filled by the semiconductor material (5) in such a manner that the semiconductor material has initially grown primarily from the flanks of the pits toward the center of the pits;
- (c) at least one first coalescence region of the semiconductor material located in the pits, such that defects in the substrate (1) ~~or in the initial layer (2)~~ which impinge on the flanks (43) of the pits (41) bend off toward the center of the pits (41) in the semiconductor material;
- (d) at least one second coalescence region located over the mask layer and between adjacent windows (4), said second coalescence region being surrounded by the semiconductor material (5); and

(e) a component layer sequence (8) on the semiconductor material (5).

15. (original) The electronic semiconductor body as claimed in claim 14, which is a radiation-emitting semiconductor chip, in particular a light-emitting diode chip or a laser diode chip.

16. (previously presented) The method as claimed in claim 1, wherein the plurality of semiconductor bodies comprise nitride compound semiconductor material.

17. (currently amended) A method for fabricating a plurality of semiconductor bodies, comprising:

(a) forming a first mask layer over an underlying layer, wherein said first mask layer has a plurality of windows onto the underlying layer, and wherein said underlying layer comprises at least one of a substrate and an initial layer;

(b) etching, through the windows in the first mask layer, pits in the underlying layer; and

(c) depositing a first semiconductor material by:

(i) growing said first semiconductor material laterally from flanks of said pits in the underlying layer, wherein first coalescence regions are formed substantially in the center of each of said pits, wherein defects in the underlying layer which contact the sides of said pits propagate in said first semiconductor material in a lateral direction toward said first coalescence regions; and

(ii) growing said first semiconductor material outward from said windows, as said windows become full of deposited first semiconductor material, over said first mask layer, wherein second coalescence regions are formed above said first mask layer;

(d) forming a second mask layer; and

(e) depositing a second semiconductor material on said first semiconductor material.

18. (previously presented) The method as claimed in claim 17, wherein the plurality of semiconductor bodies comprise nitride compound semiconductor material.

19. (currently amended) The method as claimed in claim 17, further comprising forming a layer of said second semiconductor material above both said second mask layer and ~~said pitted underlying layer~~ first semiconductor material.

20. (currently amended) The method as claimed in claim 19, further comprising forming a substantially planar surface on said layer of said second semiconductor material.

21. (previously presented) The method as claimed in claim 20, further comprising growing a sequence of component layers on said substantially planar surface.